module yuhuofeimen(a,b,c,d,out);
input a,b,c,d;
wire e,f;
output out;
assign e=a&b;
assign f=c&d;
assign out=~(e|f);
endmodule